We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results
New

ASIC CAD Development Technical Leader

Cisco Systems, Inc.
paid time off
United States, California, San Jose
170 W Tasman Dr (Show on map)
Jan 19, 2025
The application window is expected to close on: 3/31/2025.
Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.
Meet the Team
The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world.
Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio. Come join us and take part in shaping Cisco's revolutionary solutions by designing, developing and testing some of the most complex ASICs being developed in the industry.
Your Impact

You will develop and enhance automation solutions to reduce ASIC hardware design implementation work load and guarantee predictable quality and schedule
  • You will lead the implementation and validation of these solutions
  • You will create clear user guide and training materials, and lead the effort integrating user feedbacks
  • You will collaborate with design teams to integrate the solutions smoothly
Minimum Qualifications:
  • BS or MS Degree in Computer Science, Electrical or Computer Engineering
  • At least 10+ years hands-on experience in ASIC design and CAD/EDA tool/flow development
  • Proficient in programming languages like C++, Python, Perl, etc.
  • Strong programming and problem-solving skills
  • Familiarity with ASIC design process including RTL, synthesis, logic equivalence, DFT, and backend related methodology and tools
Preferred Qualifications:
  • Familiarity with ASIC DFT (JTAG, SCAN/ATPG, MBIST) concepts and techniques
  • Familiarity with industry DFT EDA tools
  • Strong communication skills
#WeAreCisco
#WeAreCisco where every individual brings their unique skills and perspectives together to pursue our purpose of powering an inclusive future for all.
Our passion is connection-we celebrate our employees' diverse set of backgrounds and focus on unlocking potential. Cisconians often experience one company, many careers where learning and development are encouraged and supported at every stage. Our technology, tools, and culture pioneered hybrid work trends, allowing all to not only give their best, but be their best.
We understand our outstanding opportunity to bring communities together and at the heart of that is our people. One-third of Cisconians collaborate in our 30 employee resource organizations, called Inclusive Communities, to connect, foster belonging, learn to be informed allies, and make a difference. Dedicated paid time off to volunteer-80 hours each year-allows us to give back to causes we are passionate about, and nearly 86% do!
Our purpose, driven by our people, is what makes us the worldwide leader in technology that powers the internet. Helping our customers reimagine their applications, secure their enterprise, transform their infrastructure, and meet their sustainability goals is what we do best. We ensure that every step we take is a step towards a more inclusive future for all. Take your next step and be you, with us!
Applied = 0

(web-6f6965f9bf-7hrd4)