We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results
New

Staff, Sustaining Engineer HW - HN1013417

Juniper Networks, Inc
parental leave, sick time, 401(k)
United States, California, Sunnyvale
Jun 04, 2025

Staff, Sustaining Hardware Engineer

Location: Sunnyvale, CA

As a key contributor in the HW Sustaining group, you will be responsible for investigating and remediating critical hardware issues involving Juniper's flag-ship networking products. You will document and share root cause findings and drive corrective actions. You will also drive hardware quality improvements into the next generation of Juniper products, based on lessons learned from these investigations.

To be successful in this role, you will need the technical expertise to analyze and debug complex hardware products. You will require the ability to manage multiple priorities, and to drive issues to closure in a timely fashion. You will have to communicate and collaborate with multiple cross-functional teams to drive hardware quality goals. You will be a knowledge resource and an advocate for customer-focused hardware quality improvements in Juniper products.

Responsibilities:



  • Lead failure analysis for critical hardware issues reported from field and factory. Determine and document root cause and corrective actions (RCCA).
  • Extract and share "Lessons Learned" from HW Sustaining failure analysis and share with appropriate Juniper teams to drive hardware quality improvement.
  • Collaborate with other Engineering and Manufacturing / Operations teams to drive corrective actions and hardware quality improvements. Work with Customer Support teams to understand and address customer hardware concerns.
  • Analyze hardware quality metrics and Repair Center findings to identify failure trends requiring investigation.
  • Provide technical leadership into multi-sourcing and change management activities on shipping products.
  • Review hardware test reports for new products prior to product release. Identify any quality concerns and work with the design teams to resolve.
  • Mentor and guide junior members, foster a collaborative environment, and encourage curiosity and knowledge sharing.


Basic Requirements:



  • Bachelor's degree or higher in Electrical, Electronics, or Computer Engineering
  • 10+ years of hardware design, debug and testing experience at the board and system level.
  • Expertise in debugging hardware problems using oscilloscopes, logic analyzers, and specialized networking test equipment such as IXIA/Spirent traffic analyzers, PCI analyzers, and in-circuit emulators
  • PCB design experience including schematic capture, PCB layout and routing. Familiarity with Cadence System Design tool suite.
  • Knowledge of networking hardware and associated components and interfaces such as switch ASICs, PHY, SerDes, CPU subsystems, optics, high-speed serial links, PoE, PCIe, NVMe, SATA, I2C, and USB.
  • Expertise in high speed circuit design and debug. Familiarity with signal and power integrity concepts and associated test and simulation tools.
  • Ability to manage multiple concurrent priorities and make progress. Able to manage hardware debug and design projects and driving them to closure.
  • Good verbal and written communication skills. Ability to communicate and collaborate effectively with cross functional teams, vendors and customers.
  • Team player with superior collaborative and project leadership skills and a focus on driving results.


Preferred Experience



  • Experience in FPGA design and debug. Familiar with Verilog HDL and common FPGA design and simulation tool suites.
  • Knowledge of complete hardware product life cycle from design and development through end-of-life.
  • Familiarity with Engineering Change Management and Product Lifecycle Management tools such as Agile PLM.
  • Experience in working with external vendors and partners including global CMs and ODM/JDM.
  • Familiar with hardware reliability concepts and calculations including MTBF, FIT rates, component DPPM, etc.
  • Awareness of DFX concepts, particularly design for quality, reliability, resiliency and usability.
  • Experience working with power and timing circuits and components.
  • Ability to organize, analyze and interpret large quantities of data. Good documentation and presentation skills and the ability to share data-driven analysis and results.



#LI-AHUYNH
#LI-PRIORITY

Minimum Salary: $165,600.00

Maximum Salary:$238,050.00

The pay range for this position is expected to be between $165,600.00 and $238,050.00/year; however, the base pay offered may vary depending on multiple individualized factors, including market location, job-related knowledge, skills, and experience. The total compensation package for this position also includes medical benefits, 401(k) eligibility, vacation, sick time, and parental leave. Additional details of participation in these benefit plans will be provided if an employee receives an offer of employment.

If hired, employee will be in an "at-will position" and the Company reserves the right to modify base salary (as well as any other payment or compensation program) at any time, including for reasons related to individual performance, Company or individual department/team performance, and market factors.

Juniper's pay range data is provided in accordance with local state pay transparency regulations. Juniper may post different minimum wage ranges for permanent residency petitions pursuant to US Department of Labor requirements.

Applied = 0

(web-696f97f645-4mdcj)